

# **International Workshop Towards A Safer systems' architecture Through Security (TOASTS)**

**SAFECOMP 2024, Florence, Italy, Sept. 17<sup>th</sup>, 2024**

The workshop covers various layers of the system stack aimed at facilitating the design and implementation of safer and more secure architectures for complex, networked systems. These layers encompass: i) Hardware designs ensuring the integrity of executed code. ii) Operating system (OS) features providing robust isolation of processes. iii) Trusted applications for self-diagnosing system states. iv) Monitoring indicators to detect malicious activities on computing devices and network links exploitations. Integrating these layers offers a dual benefit to the safety of complex systems and networks. Firstly, their design and operation would encompass tested methods to prevent errors that could lead to failures. Secondly, addressing security issues reduces the risks associated with cyberattacks that could potentially compromise the structural integrity of facilities and the well-being of operators and users alike.

Sessions are planned to present scientific contributions, case studies, and work-in-progress reports addressing topics such as

- Trusted Execution Environments (TEE) and Trusted Platform Modules (TPM)
- Architecture, applications, and implementation technologies for trusted platforms
- Hardware/Software co-design aimed at Control Flow Integrity monitoring
- Remote Attestation (RA) and system/network trust monitoring
- OS support for TEE, TPM, RA
- OS support for process isolation and secure virtualization
- OS support for isolated network access by processes and threads
- Side-channel attacks and defenses for OS/Hypervisor/TEEs
- Formal modeling for secure applications
- Network programmability for security
- Efficient embedding of security functions in network elements
- Risk assessment methodologies in industrial plants, safety and security implications
- Anomaly detection in complex systems and networks to detect attacks and failures
- Distributed identification systems in IoT
- Blockchain and IoT

All submissions will be peer-reviewed by at least three PC members to ensure novelty and potential, rather than full maturity, with the goal of gathering researchers as well as practitioners to foster discussion and exchange of ideas.

Reports of the activities of European or national research projects (as part of the required dissemination) as well as industrial experience reports from work in progress are most welcome, and a specific session is planned for the dissemination of the EcoCyber project, part of the national SERICS project (PE00000014) under the MUR National Recovery and Resilience Plan funded by the European Union - NextGenerationEU.

Workshop proceedings will be provided as a complementary book to the SAFECOMP Proceedings in Springer LNCS. Papers (6 - 12 pages). Please keep your paper format according to SPRINGER LNCS style guidelines <http://www.springer.com/computer/lncs?SGWID=0-164-6-793341-0>

Submission will be via EasyChair: <https://easychair.org/conferences/?conf=toasts2024>

Deadlines:

- Full paper submission: 6 May 2024
- Notification of acceptance: 27 May 2024
- Camera-ready submission: 10 June 2024
- Workshop: 17 September 2024

## Workshop Chairs

**Andrea Acquaviva**

Department of Electrical, Electronic and Information Engineering  
Alma Mater Studiorum - Università di Bologna  
Viale del Risorgimento, 2 - 40136 Bologna IT  
[andrea.acquaviva@unibo.it](mailto:andrea.acquaviva@unibo.it)

**Andrea Bondavalli**

Department of Mathematics and Computer Science  
Università degli Studi di Firenze  
Viale Morgagni, 65 - 50134 Firenze IT  
[andrea.bondavalli@unifi.it](mailto:andrea.bondavalli@unifi.it)

**Marco Prandini**

Department of Computer Science and Engineering  
Alma Mater Studiorum - Università di Bologna  
Viale del Risorgimento, 2 - 40136 Bologna IT  
[marco.prandini@unibo.it](mailto:marco.prandini@unibo.it)

**Sandro Emanuel Salgado Pinto**

Centro Algoritmi  
Universidade do Minho  
Campus Azurém, 4800-058 Guimarães PT  
[sandro.pinto@algoritmi.uminho.pt](mailto:sandro.pinto@algoritmi.uminho.pt)

## TPC Chairs

**Francesco Barchi**

Department of Electrical, Electronic  
and Information Engineering  
Alma Mater Studiorum - Università di Bologna  
Viale del Risorgimento, 2 - 40136 Bologna IT  
[francesco.barchi@unibo.it](mailto:francesco.barchi@unibo.it)

**Alan Oliveira de Sá**

Departamento de Informática  
Faculdade de Ciências, Universidade de Lisboa  
Campo Grande - 1749-016 Lisboa PT  
[aodsa@ciencias.ulisboa.pt](mailto:aodsa@ciencias.ulisboa.pt)

**Andrea Melis**

Department of Computer Science and Engineering  
Alma Mater Studiorum - Università di Bologna  
Viale del Risorgimento, 2 - 40136 Bologna IT  
[a.melis@unibo.it](mailto:a.melis@unibo.it)

## Program committee

**Anees Al-Najjar**

(Oak Ridge National Laboratory - USA)

**Franco Callegati**

(Alma Mater Studiorum - Università di Bologna - Italy)

**Antonio Casimiro**

(Universidade de Lisboa - Portugal)

**Andrea Ceccarelli**

(Università degli Studi di Firenze - Italy)

**Renzo Davoli**

(Alma Mater Studiorum - Università di Bologna - Italy)

**Siamak Layeghy**

(University of Queensland - Australia)

**Antonio Lioy**

(Politecnico di Torino - Italy)

**Emanuele Parisi**

(Alma Mater Studiorum - Università di Bologna - Italy)

**Andras Pataricza**

(Budapest University of Technology and Economics - HU)